DFT Engineer Intern

Full-time
US Headquartersvia Ambarella CareersPosted Aug 27, 2026
Match with my CV

About this role

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Position

Responsibilities

  • Logic Design to support DFT features
  • Automate DFT Flows (Scan, Compression & MBIST) used for complex multi-million gate SoC
  • Verification of DFT Logic and analysis of fault coverage
  • Timing analysis for DFT Modes
  • Minimum

Requirements

  • MSEE in Electrical / Computer Engineering
  • Knowledge of DFT fundamentals
  • Knowledge of Logic design  & Static timing analysis
  • Knowledge of Verilog and any scripting language
  • Knowledge of AI assisted programming

Before you apply

  • 1Which parts of your CV prove experience with this kind of role?
  • 2Which recent work examples would make your application stronger for this role?
  • 3What details from the original source listing should you confirm before applying?

Loading similar active roles...