Lead Design Engineer

Full-time
PUNEvia Cadence CareersPosted Mar 13, 2024
Match with my CV

About this role

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

3++ Year ASIC Design / Verification experience. Required Expertise in PCIe / Storage (ONFI, XSPI, SD/eMMC) Design and Verification domain. Good debug skills and good communication skills.

We’re doing work that matters. Help us solve what others can’t.

Before you apply

  • 1Which parts of your CV prove experience with this kind of role?
  • 2Which recent work examples would make your application stronger for this role?
  • 3What details from the original source listing should you confirm before applying?

Loading similar active roles...