About this role

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Role Overview

Responsible for enabling Foundry PDK teams and Foundry Design Service teams to deploy signoff‑quality standard cell, IO, and memory libraries using Cadence Liberate Characterization Suite. This role focuses on library modeling methodology, characterization techfile development, and design‑ready reference flow enablement aligned with foundry signoff requirements.

Key Responsibilities – Foundry PDK Team Support

Support foundry PDK teams in development, validation, and maintenance of Liberate characterization techfiles for standard cell, IO, and memory libraries.
Collaborate with foundry teams to define SPICE corner, PVT, and RC assumptions used for library signoff.
Enable generation of signoff‑quality Liberty models (NLDM / CCS / CCSP) aligned with foundry requirements.
Support characterization of timing, power, leakage, noise, and SI effects for advanced nodes.
Assist foundry PDK qualification and IP vendor enablement through library quality checks and debugging.
Work with foundry modeling and signoff teams to ensure consistency between library models and downstream STA, power, and reliability analysis.

Key Responsibilities – Foundry Design Service Team Support

Develop and maintain design reference flows for standard cell, IO, and memory libraries used by foundry design service teams.
Support integration of Liberate libraries into design implementation and signoff flows.
Provide guidance on library usage, corner selection, and modeling trade‑offs for large‑scale SoC projects.
Support characterization model selection for pre‑layout, post‑layout, ECO, and signoff stages.
Assist design service teams in debugging timing, power, SI, and convergence issues related to library quality.
Enable reusable and standardized library handoff flows across multiple design service projects.

We’re doing work that matters. Help us solve what others can’t.